Monday, August 22, 2022

3D-Stacked CMOS Takes Moore’s Law to New Heights

Recommendable! An overview article with historical background.

"... To date, all CMOS technologies place the standard NMOS and PMOS transistor pair side by side. But in a keynote at the IEEE International Electron Devices Meeting (IEDM) in 2019, we introduced the concept of a 3D-stacked transistor that places the NMOS transistor on top of the PMOS transistor. The following year, at IEDM 2020, we presented the design for the first logic circuit using this 3D technique, an inverter. Combined with appropriate interconnects, the 3D-stacked CMOS approach effectively cuts the inverter footprint in half, doubling the area density and further pushing the limits of Moore’s Law. ...
The new self-aligned CMOS process, and the 3D-stacked CMOS it creates, work well and appear to have substantial room for further miniaturization. At this early stage, that’s highly encouraging. Devices having a gate length of 75 nm demonstrated both the low leakage that comes with excellent device scalability and a high on-state current. Another promising sign: We’ve made wafers where the smallest distance between two sets of stacked devices is only 55 nm.  ...
With RibbonFETs and 3D CMOS, we have a clear path to extend Moore’s Law beyond 2024. ..."

3D-Stacked CMOS Takes Moore’s Law to New Heights - IEEE Spectrum When transistors can’t get any smaller, the only direction is up





No comments: